

## Call for Papers

Austrochip is an annual workshop on microelectronics and integrated circuits in Austria and neighboring countries. The 22th edition will be held by the Institute for Applied Information Processing and Communications (IAIK) at Graz University of Technology.

Topics of the workshop include but are not limited to:

- Analog, mixed-signal, and RF integrated circuits
- Digital circuits, filters, DSPs, asynchronous designs
- FPGA design and reconfigurable hardware
- Design methodology, system-level design, gigascale circuits, network-on-chip
- Embedded systems, low-power designs, RF systems, security aspects
- Verification and testing, signal integrity, device modelling, timing analysis, reliability simulation
- Emerging technologies, nano CMOS process, sub-threshold circuits, sensors, organic and biomedical electronics
- Case studies and prototyping

Submissions will be blind-reviewed. Accepted papers will be published in printed conference proceedings and electronically through IEEE Xplore (with indexing by well-known major indexing services).

### Instructions for Authors:

Papers should not exceed 6 pages (including bibliography and appendix). Instructions and additional details regarding format can be found at <http://www.austrochip.at>.

### Conference Venue:

The 22<sup>nd</sup> Austrochip Workshop on Microelectronics is held in Graz on the 9th October 2014 at Hotel Weitzer Graz. Registered participants will be provided with printed proceedings, lunch, and coffee breaks.

### Contact/Organization:

If you have any questions, contact the local organization:

Michael Hutter (TU Graz, IAIK),

Phone: +43 316 873 5541

Email: [austrochip2014@iaik.tugraz.at](mailto:austrochip2014@iaik.tugraz.at)



### Important Dates

#### Submission Deadline

11 July 2014

#### Acceptance Notification

04 September 2014

#### Workshop

09 October 2014



### Program Committee:

Mario Auer	Graz University of Technology (IFE)
Thomas Bauernfeind	Intel Mobile Communications Austria
Bernd Deutschmann	Graz University of Technology (IFE)
Dieter Draxelmayr	Infineon Technologies Austria
Michael Gebhart	NXP Semiconductors Austria
Frank Gürkaynak	Swiss Federal Institute of Technology of Zurich (IIS)
Jan Haase	Vienna University of Technology (ICT)
Gerald Hilber	Johannes Kepler University of Linz (RIIC)
Rainer Holzhaider	ams AG
Martin Horauer	University of Applied Sciences Technikum Vienna (ES)
Mario Huemer	Johannes Kepler University of Linz (ISP)
Michael Hutter	Graz University of Technology (IAIK)
Nikolaus Kerö	Oregano Systems
Hans-Peter Kreuter	Infineon Technologies Austria
Manfred Ley	Carinthia University of Applied Sciences, Villach (ISCD)
Wolfgang Mayerwieser	Dialog Semiconductor
Christian Netzberger	FH Joanneum, University of Applied Sciences, Kapfenberg
Erwin Ofner	Carinthia University of Applied Sciences, Villach (ISCD)
Timm Ostermann	Johannes Kepler University of Linz (RIIC)
Karl-Christian Posch	Graz University of Technology (IAIK)
Peter Rössler	University of Applied Sciences Technikum Vienna (ES)
Kerstin Schneider-Hornstein	Vienna University of Technology (EMCE)
Peter Söser	Graz University of Technology (IFE)
Andreas Steininger	Vienna University of Technology (ECS)
Johannes Sturm	Carinthia University of Applied Sciences, Villach (ISCD)
Gunter Winkler	Graz University of Technology (IFE)
Thomas Winkler	Alpen-Adria-Universität, Klagenfurt (NES)
Johannes Wolkerstorfer	xFace, Graz
Horst Zimmermann	Vienna University of Technology (EMCE)

### Sponsors:

